Regviz

Silicon Labs /MGM240PA32VNN /MODEM_S /CHFCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CHFCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/MODEM_S/CHFCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FWSWCOEFFEN)FWSWCOEFFEN 0 (FWSELCOEFF)FWSELCOEFF 0 (PREDET)CHFSWSEL 0 (SWCOEFFEN)SWCOEFFEN

CHFSWSEL=PREDET

Description

No Description

Fields

FWSWCOEFFEN

FW Switch CHF COE. Enable
FWSELCOEFF

FW Select CHF COE. set
CHFSWSEL

Channel filter switch selection

0 (PREDET): When swcoeffen == 1, use demod_predet to select coefficient set

1 (FRC_SUP): Use ctecoeset when in RX_SUP, coefficient set 0 otherwise

2 (CHFSWTRIG): Use the timer CHFSWTRIG to select the coefficient set, set 0 otherwise

3 (INVALID): Coefficient set 0
SWCOEFFEN

Switch CHF COE. Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data